

## SINGLE-CHIP BROADCAST FM RADIO TUNER

*Rev.1.1 Jun.2009*

### 1 General Description

The RDA5807SP is a single-chip broadcast FM stereo radio tuner with fully integrated synthesizer, IF selectivity and MPX decoder. The tuner uses the CMOS process, support multi-interface and require the least external component. The package size is SOP16. It is completely adjustment-free. All these make it very suitable for portable devices.

The RDA5807SP has a powerful low-IF digital audio processor, this make it have optimum sound quality with varying reception conditions.

The RDA5807SP can be tuned to the worldwide frequency band.




Figure 1-1. RDA5807SP Top View

#### 1.1 Features

- | CMOS single-chip fully-integrated FM tuner
- | Low power consumption
  - | Ø Total current consumption lower than 17.5mA at 3.3V power supply
- | Support worldwide frequency band
  - | Ø 76 -108 MHz
- | Digital low-IF tuner
  - | Ø Image-reject down-converter
  - | Ø High performance A/D converter
  - | Ø IF selectivity performed internally
- | Autonomous search tuning
- | Support crystal oscillator
- | 32.768 KHz 12M,24M,13M,26M,19.2M,38.4MHz Reference clock
- | 2-wire serial control bus interface
- | Digital auto gain control (AGC)
  - | Ø Mono/stereo switch
  - | Ø Soft mute
  - | Ø High cut
- | Signal dependent mono to stereo blend [Stereo Noise Cancelling (SNC)]
- | Adjustment-free stereo decoder
- | Autonomous search tuning function
- | Bass boost
- | Standby mode
- | Programmable de-emphasis (50/75 µs)
- | Directly support 32Ω resistance loading
- | Integrated LDO regulator
  - | Ø 2.7 to 5.5 V operation voltage
- | SOP16 package

#### 1.2 Applications

- | Cellular handsets
- | MP3, MP4 players
- | Portable radios
- | PDAs, Notebook PCs

## 2 Table of Contents

|           |  |           |
|-----------|--|-----------|
| <b>1</b>  | <b>General Description.....</b>                                    | <b>1</b>  |
| 1.1       | Features .....   | 1         |
| 1.2       | Applications .....   | 1         |
| <b>2</b>  | <b>Table of Contents .....</b>                                     | <b>2</b>  |
| <b>3</b>  | <b>Functional Description .....</b>                                | <b>3</b>  |
| 3.1       | FM Receiver .....  | 3         |
| 3.2       | Synthesizer.....   | 3         |
| 3.3       | Power Supply .....   | 3         |
| 3.4       | RESET and Control Interface select .....                           | 4         |
| 3.5       | Control Interface .....  | 4         |
| 3.6       | GPIO Outputs .....   | 4         |
| <b>4</b>  | <b>Electrical Characteristics.....</b>                             | <b>5</b>  |
| <b>5</b>  | <b>Receiver Characteristics.....</b>                               | <b>6</b>  |
| <b>6</b>  | <b>Serial Interface.....</b>                                       | <b>7</b>  |
| 6.1       | I <sup>2</sup> C Interface Timing .....                            | 7         |
| <b>7</b>  | <b>Pins Description .....</b>                                      | <b>8</b>  |
| <b>8</b>  | <b>Application Diagram .....</b>                                   | <b>10</b> |
| 8.1       | Audio Loading Resistance Lower than 32Ω & SOP16 Application: ..... | 10        |
| 8.1.1     | Bill of Materials: .....   | 10        |
| <b>9</b>  | <b>Package Physical Dimension.....</b>                             | <b>11</b> |
| <b>10</b> | <b>PCB Land Pattern: .....</b>                                     | <b>12</b> |
| <b>11</b> | <b>Change list .....</b>   | <b>15</b> |
| <b>12</b> | <b>Contact Information.....</b>                                    | <b>15</b> |

### 3 Functional Description




Figure 3-1. RDA5807SP FM Tuner Block Diagram

#### 3.1 FM Receiver

The receiver uses a digital low-IF architecture that avoids the difficulties associated with direct conversion while delivering lower solution cost and reduces complexity, and integrates a low noise amplifier (LNA) supporting the FM broadcast band (76 to 108MHz), a quadrature image-reject mixer, a programmable gain control (PGA), a high resolution analog-to-digital converters (ADCs), an audio DSP and a high-fidelity digital-to-analog converters (DACs).

The LNA has differential input ports (LNAP and LNAN). The LNA default input resistance is 150 Ohm under single or dual input mode. Its default input common mode voltage is GND.

The limiter prevents overloading and limits the amount of intermodulation products created by strong adjacent channels.

The quadrature mixer down converts the LNA output differential RF signal to low-IF, it also has image-reject function.

The PGA amplifies the mixer output IF signal and then digitized with ADCs.

The DSP core finishes the channel selection, FM demodulation, stereo MPX decoder and output audio signal. The MPX decoder can autonomous switch from stereo to mono to limit the output noise.

The DACs convert digital audio signal to analog and change the volume at same time. The DACs have low-pass feature and -3dB frequency is about 30 KHz.

#### 3.2 Synthesizer

The frequency synthesizer generates the local oscillator signal which divide to quadrature, then be used to down convert the RF input to a constant low intermediate frequency (IF). The synthesizer reference clock is 32.768 KHz, 12M, 24M, 13M, 26M, 19.2M, 38.4MHz. select by **CLK MODE[2:0] BIT**.

#### 3.3 Power Supply

The RDA5807SP integrated one LDO which supplies power to the chip. The external supply voltage range is 2.7-5.5 V.

### 3.4 RESET and Control Interface select

The RDA5807SP is RESET itself When VIO is Power up. And also support soft reset. The control interface is select by MODE Pin. The MODE Pin is low ,I2C Interface is select. The MODE Pin is set to VIO, SPI Interface is select.

The RDA5807SP could enter into a power-down mode to reduce power consumption.

In power-down mode, analog and digital circuitry are both disabled, while maintaining register configuration and keeping control interface active. Details refer to *RDA5807SP Programming Guide*.

### 3.5 Control Interface

The RDA5807SP supports I<sup>2</sup>C control interface. User could program the chip through the bus.

The I<sup>2</sup>C interface is compliant to I<sup>2</sup>C Bus Specification 2.1. It includes two pins: SCLK and SDIO. An I<sup>2</sup>C interface transfer begins with START condition, a command byte and data bytes, each byte has a followed ACK (or NACK) bit, and ends with STOP condition. The command byte includes a 7-bit chip address and an R/W bit. The ACK (or NACK) is always sent out by receiver. When in write transfer, data bytes is written out from MCU, and when in read transfer, data bytes is read out from RDA5807SP. There is no visible register address in I<sup>2</sup>C interface transfers.

RDA5807SP always gives out ACK after every byte, and MCU gives out STOP condition when register programming is finished. For read transfer,




Figure 3-2. I2S Digital Audio Format

after command byte from MCU, RDA5807SP sends out the first register high byte, then the first register low byte, then the second register high byte, till receives NACK from MCU. MCU gives out ACK for data bytes besides last data byte. MCU gives out NACK for last data byte, and then RDA5807SP will return the bus to MCU, and MCU will give out STOP condition.

The RDA5807SP supported two type I<sup>2</sup>C interface:RDA5807SP Mode and TEA5767 Mode. The different register defined in different interface Mode.

Details refer to *RDA5807SP Programming Guide*.

### 3.6 GPIO Outputs

The RDA5807SP has three GPIOs and only used in RDA5807SP Mode. The function of GPIOs could programmed with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0] and I2SEN.

If I2SEN is set to low, GPIO pins could be programmed to output low or high or high-Z, or be programmed to output interrupt and stereo indicator with bits GPIO1[1:0], GPIO2[1:0], GPIO3[1:0]. GPIO2 could be programmed to output a low interrupt (interrupt will be generated only with interrupt enable bit STCIEN is set to high) when seek/tune process completes. GPIO3 could be programmed to output stereo indicator bit ST.

Constant low, high or high-Z functionality is available regardless of the state of VDD supplies or the ENABLE bit.

## 4 Electrical Characteristics

**Table 4-1 DC Electrical Specification (Recommended Operation Conditions):**

| SYMBOL           | DESCRIPTION                   | MIN     | TYP     | MAX     | UNIT |
|------------------|-------------------------------|---------|---------|---------|------|
| VDD              | Analog Supply Voltage         | 2.7     | 3.3     | 5.5     | V    |
| T <sub>amb</sub> | Ambient Temperature           | -20     | 27      | +70     | °C   |
| V <sub>IL</sub>  | CMOS Low Level Input Voltage  | 0       |         | 0.3*VDD | V    |
| V <sub>IH</sub>  | CMOS High Level Input Voltage | 0.7*VDD |         | VDD     | V    |
| V <sub>TH</sub>  | CMOS Threshold Voltage        |         | 0.5*VDD |         | V    |

**Table 4-2 DC Electrical Specification (Absolute Maximum Ratings):**

| SYMBOL           | DESCRIPTION                  | MIN  | TYP | MAX     | UNIT |
|------------------|------------------------------|------|-----|---------|------|
| T <sub>amb</sub> | Ambient Temperature          | -40  |     | +90     | °C   |
| I <sub>IN</sub>  | Input Current <sup>(1)</sup> | -10  |     | +10     | mA   |
| V <sub>IN</sub>  | Input Voltage <sup>(1)</sup> | -0.3 |     | VIO+0.3 | V    |
| V <sub>Ina</sub> | LNA FM Input Level           |      |     | -20     | dBm  |

Notes:

1. for Pin: SCLK, SDIO, SEN, RST.

**Table 4-3 Power Consumption Specification**

(VDD = 2.7 to 5.5 V, T<sub>A</sub> = -25 to 85 °C, unless otherwise specified)

| SYMBOL          | DESCRIPTION              | CONDITION | TYP  | UNIT |
|-----------------|--------------------------|-----------|------|------|
| I               | Analog Supply Current    | ENABLE=1  | 17.5 | mA   |
| I <sub>PD</sub> | Analog Powerdown Current | ENABLE=0  | 5    | μA   |

## 5 Receiver Characteristics

**Table 5-1 Receiver Characteristics**

(VDD = 2.7 to 5.5 V, TA = -25 to 85 °C, unless otherwise specified)

| SYMBOL  | PARAMETER  | CONDITIONS            | MIN  | TYP   | MAX  | UNIT   |
|---|--|-----------------------|------|-------|------|--------|
| <b>General specifications</b>                         |  |                       |      |       |      |        |
| F <sub>in</sub>                                       | FM Input Frequency   | BAND=0                | 87   |       | 108  | MHz    |
|   |  | BAND=1                | 76   |       | 91   | MHz    |
| V <sub>rf</sub>                                       | Sensitivity <sup>1,2,3</sup>                                       | (S+N)/N=26dB          |      | 1.5   | 2    | µV EMF |
| R <sub>in</sub>                                       | LNA Input Resistance <sup>7</sup>                                  |                       |      | 150   |      | Ω      |
| C <sub>in</sub>                                       | LNA Input Capacitance <sup>7</sup>                                 |                       | 2    | 4     | 6    | pF     |
| IP3 <sub>in</sub>                                     | Input IP3 <sup>4</sup>   | AGCD=1                | 80   |       | -    | dBµV   |
| α <sub>am</sub>                                       | AM Suppression <sup>1,2</sup>                                      | m=0.3                 | 40   | -     | -    | dB     |
| S <sub>200</sub>                                      | Adjacent Channel Selectivity                                       | ±200KHz               | 45   |       | -    | dB     |
| V <sub>AFL</sub> ; V <sub>AFR</sub>                   | Left and Right Audio Frequency Output Voltage (Pins LOUT and ROUT) | Volume_dac[3:0] =1111 |      | 110   |      | mV     |
| (S+N)/N   | Maximum Signal Plus Noise to Noise Ratio <sup>1,2,3,5</sup>        |                       | 54   | 60    | -    | dB     |
| α <sub>SCS</sub>                                      | Stereo Channel Separation  |                       | 35   | -     | -    | dB     |
| THD   | Audio Total Harmonic Distortion <sup>1,3,6</sup>                   |                       |      | 0.3   | 0.5  | %      |
| α <sub>AOI</sub>                                      | Audio Output L/R Imbalance   |                       |      |       | 1    | dB     |
| R <sub>L</sub>  | Audio Output Loading Resistance                                    | Single-ended          | 32   | -     | -    | Ω      |
| <b>Pins LNAN, LNAP, LOUT, ROUT and NC(22,23)</b>      |  |                       |      |       |      |        |
| V <sub>com_rf</sub>                                   | Pins LNAN and LNAP Input Common Mode Voltage                       |                       |      | Float |      | V      |
| V <sub>com</sub>                                      | Audio Output Common Mode Voltage <sup>8</sup>                      |                       | 1.2  | 1.25  | 1.3  | V      |
| V <sub>com_nc</sub>                                   | Pins NC (22, 23) Common Mode Voltage                               |                       | 0.45 | 0.5   | 0.55 | V      |
| <b>! The NC(22, 23) pins SHOULD BE left floating.</b> |  |                       |      |       |      |        |

Notes:

1. F<sub>in</sub>=76 to 108MHz; F<sub>mod</sub>=1KHz; de-emphasis=75µs; MONO=1; L=R unless noted otherwise;
2. Δf=22.5KHz;
3. B<sub>AF</sub> = 300Hz to 15KHz, RBW <=10Hz;
4. |f<sub>2</sub>-f<sub>1</sub>|>1MHz, f<sub>0</sub>=2xf<sub>1</sub>-f<sub>2</sub>, AGC disable, F<sub>in</sub>=76 to 108MHz;
5. P<sub>RF</sub>=60dB<sub>U</sub>V;
6. Δf=75KHz.
7. Measured at V<sub>EMF</sub> = 1 m V, f<sub>RF</sub> = 76 to 108MHz
8. At LOUT and ROUT pins

## 6 Serial Interface

### 6.1 I<sup>2</sup>C Interface Timing

**Table 6-1 I<sup>2</sup>C Interface Timing Characteristics**

(VDD = 2.7 to 5.5 V, T<sub>A</sub> = -25 to 85 °C, unless otherwise specified)

| PARAMETER                       | SYMBOL                                | TEST CONDITION | MIN                  | TYP | MAX | UNIT |
|---------------------------------|---------------------------------------|----------------|----------------------|-----|-----|------|
| SCLK Frequency                  | f <sub>scl</sub>                      |                | 0                    | -   | 400 | KHz  |
| SCLK High Time                  | t <sub>high</sub>                     |                | 0.6                  | -   | -   | μs   |
| SCLK Low Time                   | t <sub>low</sub>                      |                | 1.3                  | -   | -   | μs   |
| Setup Time for START Condition  | t <sub>su:sta</sub>                   |                | 0.6                  | -   | -   | μs   |
| Hold Time for START Condition   | t <sub>hd:sta</sub>                   |                | 0.6                  | -   | -   | μs   |
| Setup Time for STOP Condition   | t <sub>su:sto</sub>                   |                | 0.6                  | -   | -   | μs   |
| SDIO Input to SCLK↑ Setup       | t <sub>su:dat</sub>                   |                | 100                  | -   | -   | ns   |
| SDIO Input to SCLK↓ Hold        | t <sub>hd:dat</sub>                   |                | 0                    | -   | 900 | ns   |
| STOP to START Time              | t <sub>buf</sub>                      |                | 1.3                  | -   | -   | μs   |
| SDIO Output Fall Time           | t <sub>f:out</sub>                    |                | 20+0.1C <sub>b</sub> | -   | 250 | ns   |
| SDIO Input, SCLK Rise/Fall Time | t <sub>r:in</sub> / t <sub>f:in</sub> |                | 20+0.1C <sub>b</sub> | -   | 300 | ns   |
| Input Spike Suppression         | t <sub>sp</sub>                       |                | -                    | -   | 50  | ns   |
| SCLK, SDIO Capacitive Loading   | C <sub>b</sub>                        |                | -                    | -   | 50  | pF   |
| Digital Input Pin Capacitance   |                                       |                |                      |     | 5   | pF   |




Figure 6-1. I<sup>2</sup>C Interface Write Timing Diagram




Figure 6-2. I<sup>2</sup>C Interface Read Timing Diagram

## 7 Pins Description








Figure 7-1. SOP16 Top View

Table 7-2 RDA5807SP SOP16 Pins Description

| SYMBOL            | PIN           | DESCRIPTION                              |
|-------------------|---------------|--|
| GND               | 2,3,5,6,11,14 | Ground. Connect to ground plane on PCB   |
| FMIN              | 4             | FM single input                          |
| RCLK              | 9             | 32.768KHz reference clock input          |
| VDD               | 10            | Power supply                             |
| LOUT,ROUT         | 12,13         | Right/Left audio output                  |
| SCLK              | 7             | Clock input for serial control bus       |
| SDA               | 8             | Data input/output for serial control bus |
| GPIO1,GPIO2,GPIO3 | 1,16,15       | General purpose input/output             |

**Table 7-2 Internal Pin Configuration**

| SYMBOL            | PIN     | DESCRIPTION   |
|-------------------|---------|---|
| FMIN              | 4       |  <p>Circuit diagram for FMIN pin:</p> <ul style="list-style-type: none"> <li>Input signal FMIN is buffered.</li> <li>The output of the buffer is connected to ground through a 50pF capacitor.</li> <li>A diode is connected between the output of the buffer and the gate of switch MN1.</li> <li>Switch MN1 connects the output of the buffer to a load resistor (Rload).</li> <li>The drain of MN1 is connected to ground.</li> <li>The source of MN1 is connected to the output, which is also connected to an inverter labeled FMs.</li> </ul> |
| RCLK              | 9       |  <p>Circuit diagram for RCLK pin:</p> <ul style="list-style-type: none"> <li>Input signal RCLK is buffered.</li> <li>The output of the buffer is connected to ground through a 2pF capacitor.</li> <li>A diode is connected between the output of the buffer and the gate of a switch.</li> <li>The drain of the switch is connected to ground.</li> <li>The source of the switch is connected to the output, which is connected to an inverter.</li> </ul>   |
| SCLK/SDA          | 7/8     |  <p>Circuit diagram for SCLK/SDA pin:</p> <ul style="list-style-type: none"> <li>Input signal SCLK/SDA is buffered.</li> <li>The output of the buffer is connected to ground through a 47K resistor.</li> <li>A diode is connected between the output of the buffer and the gate of switch MN1.</li> <li>Switch MN1 connects the output of the buffer to ground.</li> <li>The source of MN1 is connected to the output, which is connected to an inverter labeled Sin.</li> <li>The drain of MN1 is connected to ground.</li> </ul>                |
| GPIO1/GPIO2/GPIO3 | 1/16/15 |  <p>Circuit diagram for GPIO1/GPIO2/GPIO3 pin:</p> <ul style="list-style-type: none"> <li>Input signal GPIO1/2/3 is buffered.</li> <li>The output of the buffer is connected to ground through a diode.</li> <li>The output of the buffer is also connected to the non-inverting input of an inverter.</li> <li>The inverting input of the inverter is connected to its output, which is connected to another inverter labeled Out.</li> </ul>  |

## 8 Application Diagram

### 8.1 Audio Loading Resistance Lower than 32Ω & SOP16 Application:





Figure 8-2. RDA5807SP SOP16 FM Tuner Application Diagram

#### 8.1.1 Bill of Materials:

| COMPONENT | VALUE              | DESCRIPTION                     | SUPPLIER |
|-----------|--------------------|---------------------------------|----------|
| U1        | RDA5807SP<br>SOP16 | Broadcast FM Radio Tuner        | RDA      |
| J1        |                    | Common 32Ω Resistance Headphone |          |
| L1/C2     | 100nH/24pF         | LC Chock for LNA Input          | Murata   |
| C4,C5     | 125μF              | Audio AC Couple Capacitors      | Murata   |
| C1        | 24nF               | Power Supply Bypass Capacitor   | Murata   |
| F1/F2     | 1.5K@100MHz        | FM Band Ferrite                 | Murata   |

## 9 Package Physical Dimension

Figure 9-1 illustrates the package details for the RDA5807SP. The package is lead-free and RoHS-compliant.



| Symbol | Dimensions In Millimeters |        | Dimensions In Inches |       |
|--------|---------------------------|--------|----------------------|-------|
|        | Min                       | Max    | Min                  | Max   |
| A      | 1.350                     | 1.750  | 0.053                | 0.069 |
| A1     | 0.100                     | 0.250  | 0.004                | 0.010 |
| A2     | 1.350                     | 1.550  | 0.053                | 0.061 |
| b      | 0.330                     | 0.510  | 0.013                | 0.020 |
| c      | 0.170                     | 0.250  | 0.007                | 0.010 |
| D      | 9.800                     | 10.200 | 0.386                | 0.402 |
| E      | 3.800                     | 4.000  | 0.150                | 0.157 |
| E1     | 5.800                     | 6.200  | 0.228                | 0.244 |
| e      | 1.270(BSC)                |        | 0.050(BSC)           |       |
| θ      | 1°                        | 7°     | 1°                   | 7°    |
| L      | 0.400                     | 1.270  | 0.016                | 0.050 |

Figure 9-1. 16 PIN SOP

## 10 PCB Land Pattern:




Figure 10-1. Classification Reflow Profile

| Profile Feature                                       | Sn-Pb Eutectic Assembly | Pb-Free Assembly  |
|---|-------------------------|-------------------|
| Average Ramp-Up Rate ( $T_{smax}$ to $T_p$ )          | 3 °C/second max.        | 3 °C/second max.  |
| <b>Preheat</b>  |                         |                   |
| -Temperature Min ( $T_{smin}$ )                       | 100 °C                  | 150 °C            |
| -Temperature Max ( $T_{smax}$ )                       | 100 °C                  | 200 °C            |
| -Time ( $t_{smin}$ to $t_{smax}$ )                    | 60-120 seconds          | 60-180 seconds    |
| Time maintained above:                                |                         |                   |
| -Temperature ( $T_L$ )                                | 183 °C                  | 217°C             |
| -Time ( $t_L$ )                                       | 60-150seconds           | 60-150 seconds    |
| Peak /Classification Temperature( $T_p$ )             | See Table-II            | See Table-III     |
| Time within 5 °C of actual Peak Temperature ( $t_p$ ) | 10-30 seconds           | 20-40 seconds     |
| Ramp-Down Rate  | 6 °C/second max.        | 6 °C/seconds max. |
| Time 25 °C to Peak Temperature                        | 6 minutes max.          | 8 minutes max.    |

Table-I Classification Reflow Profiles

| Package Thickness | Volume mm <sup>3</sup><br><350 | Volume mm <sup>3</sup><br>≥350 |
|-------------------|--------------------------------|--------------------------------|
| <2.5mm            | 240 + 0/-5 °C                  | 225 + 0/-5 °C                  |
| ≥2.5mm            | 225 + 0/-5 °C                  | 225 + 0/-5 °C                  |

**Table – II SnPb Eutectic Process – Package Peak Reflow Temperatures**

| Package<br>Thickness | Volume mm <sup>3</sup><br><350 | Volume mm <sup>3</sup><br>350-2000 | Volume mm <sup>3</sup><br>>2000 |
|----------------------|--------------------------------|------------------------------------|---------------------------------|
| <1.6mm               | 260 + 0 °C *                   | 260 + 0 °C *                       | 260 + 0 °C *                    |
| 1.6mm – 2.5mm        | 260 + 0 °C *                   | 250 + 0 °C *                       | 245 + 0 °C *                    |
| ≥2.5mm               | 250 + 0 °C *                   | 245 + 0 °C *                       | 245 + 0 °C *                    |

\*Tolerance : The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature(this mean Peak reflow temperature + 0 °C. For example 260+ 0 °C ) at the rated MSL Level.

**Table – III Pb-free Process – Package Classification Reflow Temperatures**

**Note 1:** All temperature refer topside of the package. Measured on the package body surface.

**Note 2:** The profiling tolerance is + 0 °C, - X ° C (based on machine variation capability)whatever

is required to control the profile process but at no time will it exceed – 5 °C. The producer assures process compatibility at the peak reflow profile temperatures defined in Table –III.

**Note 3:** Package volume excludes external terminals(balls, bumps, lands, leads) and/or non integral heat sinks.

**Note 4:** The maximum component temperature reached during reflow depends on package the thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD package may still exist.

**Note 5:** Components intended for use in a “lead-free” assembly process **shall** be evaluated using the “lead free” classification temperatures and profiles defined in Table-I II III whether or not lead free.

## RoHS Compliant

The product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE), and are therefore considered RoHS compliant.

## ESD Sensitivity

Integrated circuits are ESD sensitive and can be damaged by static electricity. Proper ESD techniques should be used when handling these devices.

Confidential

## 11 Change list

| REV  | DATE     | AUTHOR                | CHANGE DESCRIPTION        |
|------|----------|-----------------------|---------------------------|
| V1.0 | 2009-6-4 | CHUN ZHAO, Xiaoqi You | Original Draft.           |
| V1.1 | 2009-6-8 | Xiaoqi You            | Change footprint to SOP16 |

Confidential

## 12 Contact Information

RDA Microelectronics (Shanghai), Inc.

Suite 1108 Block A, e-Wing Center, 113 Zhichun Road Haidian District, Beijing

Tel: 86-10-62635360

Fax: 86-10-82612663

Postal Code: 100086

Suite 302 Building 2, 690 Bibo Road Pudong District, Shanghai

Tel: 86-21-50271108

Fax: 86-21-50271099

Postal Code: 201203